Reliable Prediction of Deep Sub-Quartermicron CMOS Technology Performance
نویسندگان
چکیده
We present a novel methodology for characterization of sub-quartermicron CMOS technologies. It involves process calibration, device calibration employing twodimensional device simulation and automated Technology Computer Aided Design (TCAD) optimization, and, finally, transient mixed-mode device/circuit simulation. The proposed methodology was tested on 0.25 m technology and applied to 0.13 m technology in order to estimate ring oscillator speed. The simulation results show an excellent agreement with available experimental data.
منابع مشابه
A Methodology for Deep Sub-0.25 m CMOS Technology Prediction
We present a novel methodology for characterization of sub-quartermicron CMOS technologies. It involves process calibration, device calibration employing two-dimensional device simulation and automated Technology Computer Aided Design (TCAD) optimization and, finally, transient mixed-mode device/circuit simulation. The proposed methodology was tested on 0.25 m technology and applied to 0.13 m t...
متن کاملA Methodology for Deep Sub-Quartermicron CMOS Technology Characterization
We present a novel methodology for characterization of sub-quartermicron CMOS technologies. It involves process calibration, device calibration employing twodimensional device simulation and automated Technology Computer Aided Design (TCAD) optimization, and, finally, transient mixed-mode device/circuit simulation. The proposed methodology was tested on 0.25 m technology and applied to 0.13 m t...
متن کاملCalibration of a Mobility Model for Quartermicron Cmos Devices
We present the calibration of a mobility model for a 0.25μm CMOS technology using response surface methodology. For this process several measurements for different gate lengths (0.2μm 4.0μm) were made. Care was taken to eliminate the statistical variations typical to sub-micron devices by measuring several chips on the the same wafer and taking an average sample.
متن کاملDevice Simulator Calibration for Quartermicron CMOS Devices
We present the calibration of a device simulator for a 0.25 ftm CMOS technology using response surface methodology. For this process several measurements for different gate lengths (0.2-4.0 /jm) were made. Care was taken to eliminate the statistical variations typical to sub-micron devices by measuring several chips on the the same wafer and taking an average sample. The simulations carried out...
متن کاملIp-sram Architecture at Deep Submicron Cmos Technology – a Low Power Design
The growing demand for high density VLSI circuits the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip‟s total power consumption. Motivated by emerging battery-operated application on one hand and shrinking techn...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001